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Abstract- The More Electric Aircraft power system is 
characterized by variable supply frequency, in general between 
360Hz and 900Hz. All equipment on board the aircraft have to 
operate delivering high performance under this variable 
frequency condition. In particular, power electronic converters 
need accurate control algorithms able to track the fundamental 
phase and frequency in real time, both in normal and unusual 
conditions. Phase Locked Loop (PLL) based algorithms are 
commonly used in traditional single and three phase power 
systems to provide phase and frequency estimations of the supply. 
Despite the simplicity of those algorithms, large estimation errors 
can arise when power supply voltage has variable frequency or 
amplitude, presents unbalances or is polluted with harmonics. To 
improve the quality of the phase and frequency real-time 
estimations, a robust PLL algorithm, based on a prediction-
correction filter, is presented in this paper and compared with a 
Discrete Fourier Transform (DFT) based procedure. The 
performances of the two algorithms, implemented in a floating-
point DSP, have been compared through an experimental 
validation obtained on a laboratory power converter prototype. 
I. INTRODUCTION 
The More Electric Aircraft follows the technological trend in 
modern aerospace industry to increasingly use electrical power 
onboard in place of mechanical, hydraulic and pneumatic 
power to drive aircraft subsystems such as flight surface 
actuators, flight control, passenger entertainment, etc. The 
higher use of electrical power presents significant advantages 
such as optimization of performance and life cycle cost of the 
aircraft, reduction of the fuel consumption, reduction of weight 
and size of the system equipment as well as the potential for 
improved condition monitoring and maintenance cycles. 
However, the More Electric Aircraft will bring major changes 
in the aircraft electrical power system, such as an increase of 
electrical loads and power electronic equipment, a more 
complex electrical network, significantly higher levels of 
electrical distribution which in turn result in greater power 
quality and stability problems [1]-[3]. In a modern aircraft 
power network two electrical generators are connected to each 
engine, providing variable frequency supply through a 
distribution system based on two AC buses.  Two DC buses are 
also derived from the AC ones by means of active rectifiers. 
AC and DC loads, power electronic converters, energy storage 
elements and active filters for harmonic compensation are then 
supplied by the buses [3]. A fast and exact estimation of 
fundamental line frequency and phase is necessary for all 
power electronic converters in this system where the variable 
frequency supply, generally between 360-900Hz, makes this 
task quite challenging. A software estimation, achieved using 
simple voltage measurements, is certainly more convenient 
with respect to a direct measurement with sensors coupled to 
generators. Additional sensors, in fact, produce larger costs and 
an increased mechanical complexity, while reducing as well 
the system reliability. In the case of an active filter, harmonic 
content of the current drawn by non-linear loads is also 
required in order to calculate an accurate reference signal for 
the control algorithm to achieve precise harmonic 
compensation. 
Several algorithms for harmonic analysis and frequency 
estimation have been proposed in the literature. The recursive 
Discrete Fourier Transform [4],[5], the least error square 
technique [6], [7], the Kalman filter [8]-[10] are some of the 
most commonly used techniques, along with the wavelet 
transform, the PQ theory, and the neural networks. Other 
solutions, characterized by a lesser computational complexity, 
are based on Phase-Locked Loop (PLL) systems, which have 
been widely proposed in the literature [11]-[35] in order to 
obtain a robust synchronization with the supply fundamental 
voltage. The most common approaches [12]-[19] employ a 
second-order closed-loop transfer function that presents 
difficulties in the parameters tuning due to the trade-off 
between noise rejection (narrow bandwidth) and fast response 
(high bandwidth). In addition, the PLL may fail to lock to the 
input signal during the start-up transient, when some adverse 
conditions occur, if the frequency variation of the controller is 
not limited [19]. To overcome such problems different 
approaches, based on adaptive algorithms, have been proposed 
in literature: in [20] three different control units are employed 
in order to provide separate estimation of phase angle, 
frequency and voltage amplitude, while in [21] an adaptive 
mechanism that can be applied to other PLL structures has 
been proposed. Such methods provide good transient and 
steady-state performance, but their structure is quite complex 
and requires a heavy computational effort. Moreover, under 
unbalanced grid conditions, the PLL input becomes affected by 
a negative sequence that can be attenuated only by a strong 
reduction of the system bandwidth [22]. To reduce the effect of 
the negative sequence without compromising the system 
dynamics, different structures have been proposed in the 
literature based on the extraction of the positive and negative 
sequences [23]-[25], on the estimation of the grid harmonics 
[26], on a repetitive controller with a DFT algorithm [27], on 
harmonics cancellation [28]-[30] and on a dual second-order 
generalized integrator frequency-locked loop [31]. This paper 
proposes a different PLL solution, based on a third-order linear 
and time-invariant observation model derived from a Steady-
State Linear Kalman Filter (SSLKF). This structure has also 
been employed to reduce the speed measurement noise in 
drives using an electromagnetic resolver [32], allowing an 
accurate tracking of the input signals, even in critical 
conditions. A practical procedure to easily perform the tuning 
of filter parameters is presented as well as an approximated 
transfer function to determine the bandwidth. The choice of a 
SSLKF allows the reduction of the computational effort, as the 
correction gain vector can be calculated off-line.  
Since the performances of the SSLKF-based PLL has been 
already proven for standard grid-connected systems in [33]-
[34], in this paper the method is experimentally compared with 
the phase and frequency estimation technique proposed in [35] 
which adopts a real-time DFT technique as the PLL phase 
detector. Such choice for the comparison is justified since the 
DFT technique has been specifically designed for aircraft 
power systems providing, as shown in [35], superior 
performances in case of variable frequency power supplies 
amongst other conventional PLL solutions. Moreover, it is 
important to highlight that the most common PLL structures 
are designed to operate only around a rated frequency that in 
conventional grid-connected applications is fixed 
[17],[22],[24], [28] and, thus, cannot be used in case of a 
variable frequency supply.  The experimental tests have been 
performed in compliance to Aircraft power systems standards 
DO-160E [36]. 
This paper is structured as follows. First, the description of 
traditional PLL techniques and of the SSLKF is given. Then, a 
brief description of the DFT-based technique chosen for the 
comparison is also presented. Finally, experimental results 
obtained from a real-time DSP implementation of both 
algorithms are illustrated and discussed. 
 
II. PLL SYSTEM OVERVIEW 
The simplest PLL architecture is based on a closed-loop 
system formed by a phase detector, a low-pass filter and a 
voltage-controlled oscillator (VCO) [15], [16]. In such 
architecture, widely used in hardware implementations, the 
detection of phase and frequency is based on the zero-crossing 
points of the input signal. The dynamic performances of such 
solution are limited because the zero-crossing detection is 
performed only every half of fundamental cycle [15] and the 
measurement noise can produce oscillations on the phase 
angle. Alternative solutions, particularly suitable for three-
phase systems and software implementation, are based on 
different phase detectors which uses an error signal obtained 
by a dq transformation (SRF-PLL) [17],[22],[24],[28] or by a 
vector product [16],[18],[19].  
Fig. 1 shows the block diagram of a PLL system based on 
the vector product between the grid measured voltage phasor 
and the phase estimated by the PLL. The signal error e 
furnished by the vector product is approximated by its sine and 
it is obtained as: 
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where v and v are the real and imaginary components of the 
grid voltage phasor, referred to a stationary reference frame αβ, 
VS and θm are the module and the phase of the grid voltage 
phasor,  is the phase angle estimated by the PLL.  
 
Fig. 1. Block diagram of a PLL system based on the vector product. 
 
A loop filter, usually represented by a Proportional Integral 
(PI) regulator followed by an integrator, provides the estimated 
values of the angular frequency and phase . Finally, the 
sine and cosine of the angle are calculated by means of a 
numerical procedure or a look-up table. In this paper a 
deterministic prediction-correction filter, derived by a Steady-
State Linear Kalman Filter (SSLKF), is used as a loop filter. 
III. PREDICTION-CORRECTION FILTER 
The prediction correction filter has been already used for 
utility-connected applications [33]-[34] in which a second-
order filter is sufficient to assure good performance since the 
grid frequency does not presents significant variations during 
normal operating conditions. On the contrary, in aircraft power 
systems, the power supply frequency varies (aircraft standards 
DO-160E consider a linear variation), so the angular 
acceleration is not zero during normal operating conditions. In 
order to obtain a negligible tracking error during a supply 
frequency ramp, the third-order dynamic model of the Steady-
State Linear Kalman Filter [33] has to be employed.  
A. Mathematical Model 
In this paper a deterministic filter structure is considered, 
composed as a prediction model followed by a correction 
model, both expressed in a discrete-time form, since the PLL 
system has to be implemented in digital devices. The third-
order physical prediction model, based on the electrical grid 
equations, can be written as follows: 
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n    is the sampling instant index, 
T    is the sampling interval,     is the grid voltage phase angle,    is the grid angular frequency, 
a    is the derivative of  the grid angular frequency, 
y    is  the computed value of the phase angle. 
 
On the basis of dynamic model (2), prediction-correction 
filter performs the following two steps: 
  1) prediction of the state at the subsequent sampling 
instant: 
1
ˆ
n nx Ax  (3)
  
 
       2) correction of predicted state on the basis of the 
prediction phase error 
T
n n ne  c x   : 
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Coefficients g1, g2 and g3 of the correction vector  1 2 3 Tg g gg can be selected by imposing the position of 
the filter poles.  
B. Design Procedure 
Combining the prediction equation (3) at sampling instant n 
with the correction equation (4), at the previous sampling 
instant:  1 1 1 1ˆ ,Tn n n n      x x g c x    
the following dynamic equation of the prediction-correction 
filter is obtained:  
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The prediction-correction filter poles can be imposed, on 
the basis of the desired bandwidth, by equating the eigenvalues 
of the characteristic equation associated to dynamic matrix Aˆ
to those of a third-order discrete filter.  
Transforming in z-domain the discrete-time eq. (5) and 
choosing, as input, the measured grid angle , the following 
equations can be obtained:  
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in which the transfer functions G1(z), G2(z) and G3(z) are 
expressed as:    
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The poles of the z-transfer functions can be calculated by 
the discretization of a continuous filter. Choosing a third-order 
filter characterized by a negative real pole s0 and a complex 
poles pair s1,2:
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     
being R>0 and 0°<the z-transfer functions poles 
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As a consequence, the denominator coefficients of the z-
transfer functions can be written as: 
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Finally, from (6) and (8), the elements of the vector g can 
be calculated as: 
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The design parameters n, R andare used to set the 
desired bandwidth and transient response. The filter bandwidth 
depends mainly on n, but it is affected secondarily also by R 
andIts choice, as it is well-known, is a compromise between 
the tracking speed of the system and the capability to reject 
disturbances. In order to observe how the bandwidth depends 
on R and and simplify the parameters selection, it is 
convenient to calculate an approximated s-transfer function 
from which is possible to evaluate how the design parameters 
affect the performance of the filter.  To this aim, the zero z2 of 
transfer function G2(z) between the estimated and grid 
frequency 
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Using a first order Taylor expression and a suitable 
approximation the following expression can be obtained: 
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Thus, the following approximated s-transfer function is 
achieved: 
3
2
2
3 2 2 3
(1 2 cos )
( 2cos ) (1 2 co )
( )
s
n n
n n n
R s R
s s R
G s
R s R
           
      
Fig. 2a illustrates the frequency response of the proposed 
filter, normalized at n=1, for different values of R with a fixed 
angle , equal to 45°. As it can be noticed, the Normalized 
Bandwidth (NBw), calculated at -3dB, becomes wider as R 
increases whilst the peak amplitude lightly decreases as well as 
the slope of the first descending interval. This effect is due to 
the mutual position of the pole s0 and the zero z2s. In fact, for 
R<1, s0 becomes lower than n while it moves at higher 
frequencies for R>1. On the contrary, z2s remains lower than n 
for any value of R. This implies that increasing the value of R, 
a step response for will be characterized by lower overshoot, 
higher speed but lesser filtering capability.  From Fig. 2b, 
which shows the normalized frequency response for different 
values of  with R=1, it can be highlighted that angle  mainly 
affects the peak amplitude, while NBw remains almost 
constant. In Table I the NBw values, obtained for significant 
values of R and , are reported.  
 
As a conclusion, the design procedure can be summarized 
in the following steps: 
1. chose the desired bandwidth d; 
2. chose R and  on the basis of desired frequency 
response and determine NBw;  
3. calculate n = d/NBw; 
4. use (7), (8) and (9) to compute the gain values g1, g2 
and g3 employed in prediction equation (4). 
 
Table I. Normalized bandwidth for different R and values.  
 Normalized Bandwidth (NBw) 
R     
0.5 1.31 1.37 1.45 1.54 
1 1.65 1.67 1.69 1.70 
2 2.02 1.99 1.94 1.85 
5 2.40 2.30 2.13 1.92 
10 2.48 2.35 2.14 1.89 
 (a) 
 
(b) 
Fig. 2. Frequency response of prediction-correction filter: (a) for different 
values of R and = 45° (b) for different values of  and R=1. 
 
IV. THE DFT-BASED PLL TECHNIQUE 
In order to validate the technique presented in the previous 
sections, a comparison with a different algorithm for phase and 
frequency detection proposed in [35] has been performed.  
Fig. 3 shows the block scheme of this technique and its 
correspondence with the structure of a classic PLL. In such 
approach, the phase detector is an algorithm based on the 
Discrete Fourier Transform, as shown in Fig. 4. 
The DFT-PLL algorithm is based on the principle that in the 
frequency domain the fundamental component of a signal has 
the highest amplitude. When the exact value of fundamental 
frequency is unknown it can be detected, within the limits of 
the frequency resolution, by finding the highest component in 
the voltage (or current) spectrum and calculating its 
corresponding frequency.  
Assuming that the value of frequency is approximately 
known, which is often the case in an electrical power system, 
an initial value f1 is chosen as an estimate. Given the initial 
guess f1, it is possible to obtain an estimate Δf of the difference 
between f1 and the actual value of the fundamental frequency. 
The estimated Δf depends on the amplitudes of three spectral 
components: the one at f1 and the two adjacent ones at f1±df, 
where df is the frequency resolution of the DFT. Δf is 
calculated according to (10): 
     
121111
12111
51
amamamam
amamamdf
f   .                      (10)  
where am1 is the amplitude of the spectral line at frequency f1, 
am11 and am12 are the amplitudes of the right and the left 
components at f1+df and f1-df respectively [35]. The error 
between Δf and its actual value decreases to zero with Δf itself. 
The value Δf is then used as error signal for the PI loop filter 
that gives the estimated value of the fundamental frequency. 
The estimated frequency is then multiplied by 2π and 
integrated to obtain the estimated phase of the fundamental 
signal and this is used to calculate the three amplitudes am1, 
am11 and am12 using the DFT algorithm. 
The distorted three-phase voltage (or current) signals can be 
mathematically expressed as the sum of many complex 
exponential functions representing the harmonic components. 
These exponential functions correspond to vectors rotating at 
speed ±mω1 (+ for positive sequence harmonics and – for 
negative sequence), where m is the harmonic order and ω1 
=2πf1 is the fundamental. In order to extract the mth harmonic 
component from the signal, this is represented in a reference 
frame rotating at the same harmonic angular frequency, where 
the harmonic appears as a DC quantity. Therefore its mean 
value can be calculated, providing information about amplitude 
and phase of the spectral component. This operation is 
performed on the three reference frames rotating at the three 
speeds ω1, ω1+dω, ω1-dω, where ω1 is the estimate of 
fundamental and dω=2πdf is the spectral resolution in radians 
per second. The DFT-PLL can be implemented in real time and 
applied to a vector that contains the last n samples of the 
signal.  
Fig. 4 represents the block diagram utilized for the 
calculation of the amplitude and the phase of the fundamental 
spectral component. The same scheme is adopted for the 
calculation of the amplitudes am11 and am12. 
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Fig. 3. Scheme of the DFT-PLL algorithm. 
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Fig. 4. Block diagram adopted for the calculation of the DFT component am1 
and phase 1.  
V. EXPERIMENTAL RESULTS AND COMPARISON 
The SSLKF-PLL algorithm, as well as the DFT-PLL, has 
been tested on an experimental rig with the structure shown in 
Fig. 5. The experimental rig comprises a 10kVA three-phase 
shunt active filter (ASF) controlled by a Texas Instruments 
TMS320C6713 32-bit floating point DSP running at 250 MHz. 
Data acquisition and pulse generation are coordinated by an 
Actel Proasic A500K050 FPGA. A three-phase programmable 
power source, Chroma 61705, supplies voltage to the rig. A 
non-linear load represented by an inductively smoothed diode 
bridge rectifier is connected in parallel with the active filter.  
The two algorithms have been digitally implemented on the 
DSP and utilized to process the voltage at the Point of 
Common Coupling (PCC), in order to test their capability to 
track the supply voltage in all the typical operating conditions 
of an aircraft power system. The digital implementation of both 
algorithms has been performed at sampling frequency equal to 
8 kHz. The execution time of the DFT-PLL was equal to 30 μs, 
while the SSLKF-PLL algorithm takes about 2 μs. The 
conditions in which the tests have been performed were 
selected on the basis of the document RTCA DO-160E [36], 
which defines a series of standard environmental test 
conditions and test procedures for airborne equipment. 
 
Fig. 5. Scheme of the experimental setup.  
 
In order to obtain the results presented here, the parameters 
of the SSLKF-PLL algorithm and the ones of the DFT-PLL 
have been set in order to have similar dynamic responses with 
the two techniques. In particular, for the SSLKF-PLL, the 
parameter R has been set to 10, in order to obtain an under-
damped response which presents the best compromise between 
transient response characteristics, overshoot and steady-state 
oscillations of the frequency step response. The value of the 
angle  has been fixed to 45 degrees.  
For the DFT-PLL algorithm, the observation window chosen 
for the real-time DFT of the signal is equal to one fundamental 
period at 400Hz, which corresponds to 20 samples of the 
signal, at 8 kHz sampling frequency.  
The two algorithms have been tuned in order to obtain the 
frequency estimation with similar speed of response for a 
frequency step from 400Hz to 800Hz, on a balanced and 
sinusoidal three-phase voltage signal with amplitude equal to 
115V RMS phase-neutral, which is the typical supply voltage 
level in a More Electric Aircraft power system. This frequency 
step condition is not specifically indicated in [36]; however, it 
has been selected for parameters tuning because it represents 
the most critical case in the estimation of frequency and phase 
during a frequency transient. Furthermore, the frequency step 
occurs between values that characterize the variable frequency 
supply of the More Electric Aircraft. According to the latest 
research in the field, this range is comprised between 360Hz 
and 900Hz. The tuning has been repeated for two values of 
closed-loop bandwidth: 10Hz and 60Hz. For the SSLKF-PLL 
the closed-loop bandwidth is selected by changing the value of 
the parameter n; for the DFT-PLL, appropriate values of the 
proportional and integral gain of the PI loop filter have been 
designed in order to yield the same speed of response as the 
SSLKF-PLL. For bandwidth equal to 10 Hz, the PI gains have 
been fixed to 0.1 and 15, for proportional and integral gain 
respectively.  For bandwidth equal to 60 Hz, their values have 
been set to 0.1 and 145. 
 
(a) 
 
(b) 
Fig. 6. Frequency estimation at frequency step from 400 Hz to 800 Hz:  
(a) bandwidth 10Hz; (b) bandwidth 60Hz. 
The SSLKF-PLL provides a second-order under-damped 
response, while the DFT-PLL gives a first-order over-damped 
response. The frequency estimate provided by the two 
algorithms for the 400-800Hz step is shown in Fig. 6 for both 
chosen bandwidth values. Table II summarizes the 
characteristics of the response obtained by the two methods.  
Fig. 7 shows the estimate of the fundamental phase angle (in 
percentage error) provided by both algorithms at the 
occurrence of the frequency step. It can be seen that, after the 
step occurrence, the phase estimation error of the SSLKF-PLL 
decays more quickly than the DFT-PLL. The time taken for the 
error to decay to 20% for the 10Hz bandwidth response is 
0.127s for the SSLKF-PLL and 0.2 s for the DFT-PLL. These 
two values are respectively 0.01s and 0.025s for the 60Hz 
bandwidth response. The second test was run with frequency 
varying as a ramp from 360 Hz to 900 Hz with slope 100 Hz/s, 
which is indicated in the standards DO-160E as the slope of 
frequency during normal and abnormal conditions of operation. 
 
Table II. Transient and steady-state performance of the frequency step 
estimation for a sinusoidal balanced signal. 
FREQUENCY STEP, SINUSOIDAL BALANCED SIGNAL 
 10Hz BANDWIDTH 60Hz BANDWIDTH 
 SSLKF DFT SSLKF DFT 
Maximum 
overshoot [%] 
16 ----- 23.22 ------- 
Delay time [s] 0.055 0.04 0.0014 0.0049 
Rise time [s] 0.0546 0.1379 0.0022 0.0118 
Settling time 5% 
[s] 
0.1242 0.1853 0.012 0.0166 
Peak time [s] 0.0942 -------- 0.006 ------- 
Steady-state 
oscillation max 
amplitude [% of 
the steady-state 
value] 
0.0125 0.0250 0.55 0.1 
Steady-state 
error [Hz] 
0.0355 0.2261 0.0356 2.1927 
 
 (a) 
 
(b) 
Fig. 7. Phase estimation at frequency step:  
(a) bandwidth 10Hz; (b) bandwidth 60Hz. 
  
(a) 
  
(b) 
Fig. 8. Frequency estimation at frequency ramp with slope 100Hz/s:  
(a) bandwidth 10Hz; (b) bandwidth 60Hz. 
 
Table III. Transient and steady-state performance of the frequency ramp 
estimation with slope 100Hz/s. 
FREQUENCY RAMP WITH SLOPE 100Hz/s 
 10Hz BANDWIDTH 60Hz BANDWIDTH 
 SSLKF DFT SSLKF DFT 
Tracking time [s] 0.052 ----- 0.005 ------- 
Steady-state 
error [Hz] 
0.04 5.7 0.01 0.8 
Steady-state 
oscillation max 
amplitude [Hz] 
0.05 0.19 1.5 0.4 
 
Fig. 8 shows the responses of the two algorithms, 
particularly the initial portion of the ramp. In Table III the 
characteristics of both responses in this case are reported.  
From Fig. 8 it can be noticed that on a frequency ramp 
response, which represents the most significant operating 
situation for aerospace power generators, the SSLKF-PLL 
presents a negligible tracking delay and a steady-state tracking 
error close to zero. However, for a 60 Hz bandwidth, the 
steady-state oscillations amplitude is quite larger than the DFT 
one, even though such amplitude can be still considered 
acceptable, as it remains lower than 0.5% of the tracked 
frequency. In order to avoid the introduction of wider 
oscillations, which can negatively affect a controller using the 
proposed PLL, it is advisable to select a bandwidth value lower 
than 60 Hz.    
A further experimental test has been run accounting a 
distorted supply voltage, shown in Fig. 9a, generated by the 
AC power supply intentionally programmed to introduce 
harmonic components with individual amplitudes equal to 8% 
of the fundamental. This level of harmonic content corresponds 
to the maximum limit indicated in [36] for the AC supply 
voltage. A comparison between the harmonic contents is 
illustrated in Fig. 9b showing individual harmonics produced 
by the sine of grid angle estimated by the DFT-PLL (grey 
bar) and by the SSLKF-PLL (light grey bar); the harmonics 
values, expressed as a percentage of the fundamental at 400Hz, 
are also compared to the supply voltage ones (black bars). The 
harmonic analysis has been limited to the 9th harmonics 
because, as previously mentioned, the sampling frequency has 
been set to 8 kHz. As it can be noticed from Fig. 9b, the 
SSLKF-PLL is able to significantly reduce the grid voltage 
harmonics, whilst the DFT-PLL produces an opposite result.  
Figs. 10a and 10b present the responses of the two 
algorithms, respectively obtained for a 10 Hz and a 60 Hz 
bandwidth, corresponding to a frequency step from 400Hz to 
800Hz, as well as an amplitude step of 20V, applied in 0.96s. 
(a) 
 
 
 
(b) 
Fig. 9. (a) Distorted voltage with frequency step from 400Hz to 800Hz. 
 (b) Harmonic content comparison. 
 
(a) 
  
(b) 
Fig. 10. Frequency estimation at frequency step from 400 Hz to 800 Hz for a 
distorted signal: (a) bandwidth 10Hz; (b) bandwidth 60Hz. 
 
Table IV. Transient and steady-state performance of the frequency step 
estimation for a distorted balanced signal. 
FREQUENCY STEP, DISTORTED BALANCED SIGNAL 
 10Hz BANDWIDTH 60Hz BANDWIDTH 
 SSLKF DFT SSLKF DFT 
Maximum 
overshoot [%] 
16.25 ----- 24.375 ----- 
Delay time [s] 0.0575 0.04 0.0015 0.0050 
Rise time [s] 0.0547 0.1379 0.0021 0.0117 
Settling time 
5% [s] 
0.1237 0.1851 0.012 0.017 
Peak time [s] 0.093 ----- 0.006 ----- 
Steady-state 
oscillation max 
amplitude [% 
of the steady-
state value] 
0.0794 0.0272 3.3540 0.0494 
Steady-state 
error [Hz] 
0.0375 0.0378 0.0325 0.2036 
 
In Table IV the characteristics of both responses are listed in 
detail. Also in this case the raise and the settling time of the 
SSLKF-PLL are shorter than the DFT ones, even if the steady-
state oscillations are wider for a 60 Hz bandwidth. 
Figs. 11 and 12 show the results of a test carried out on an 
unbalance three-phase voltage. The unbalance level, 10V RMS 
difference between the phase with the highest voltage and the 
phase with the lowest voltage, corresponds to the maximum 
limit indicated in [36] for emergency operation. Fig. 11 shows 
the experimental voltage and Fig. 12 shows the frequency 
estimation provided by the two algorithms in the two cases, 
10Hz and 60Hz bandwidth. In Table V the characteristics of 
the responses for this test are listed.  
 
Fig. 11. Unbalanced voltages with frequency step from 400Hz to 800Hz.
 
(a) 
 
(b) 
Fig. 12. Frequency estimation at frequency step from 400 Hz to 800 Hz for 
an unbalanced signal: (a) bandwidth 10Hz; (b) bandwidth 60Hz. 
 
 
Table V. Transient and steady-state performance of the frequency step 
estimation for a sinusoidal unbalanced signal. 
FREQUENCY STEP, SINUSOIDAL UNBALANCED SIGNAL 
 10Hz BANDWIDTH 60Hz BANDWIDTH 
 SSLKF DFT SSLKF DFT 
Maximum 
overshoot [%] 
16 ----- 23.5 ----- 
Delay time [s] 0.0574 0.04 0.0015 0.005 
Rise time [s] 0.055 0.139 0.0021 0.0117 
Settling time 5% 
[s] 
0.1241 0.185 0.0118 0.0171 
Peak time [s] 0.094 ----- 0.006 ----- 
Steady-state 
oscillation max 
amplitude [% of 
the steady-state 
value] 
0.0285 0.018 0.936 0.0297 
Steady-state 
error [Hz] 
0.0355 0.0351 0.0357 0.2176 
 
 
 (a) 
 
(b) 
Fig. 13. Phase estimation at 50 degrees phase jump:  
(a) bandwidth 10Hz; (b) bandwidth 60Hz. 
 
 
Fig. 13 shows the comparison, for the two different 
bandwidths, of the phase estimation provided by the algorithms 
during the occurrence of a 50 degrees phase jump, considering 
clean supply voltages. It can be seen that, after the occurrence 
of the phase jump, the transient of the SSLKF-PLL is 
significantly shorter than the DFT-PLL for both bandwidths, 
but is particularly evident for 10Hz bandwidth.  
The presented results have highlighted that SSLKF-PLL 
method performs overall better both in steady-steady and 
transient responses and for either accounted bandwidths, 
despite of a slightly larger overshoot during transients. In 
particular, in the most significant test with a 100 Hz/s ramp 
variation of the supply frequency, the SSLKF-PLL provides 
the frequency estimation with a delay close to zero. This 
feature is particularly important because allows to increase the 
bandwidth of a closed-loop control system that employs the 
frequency estimation as feedback.  
Performances of both methods are not significantly affected 
by harmonic distortions and unbalances on the supply voltage. 
Moreover, SSLKF-PLL presents a significantly lower 
computational complexity than DFT-PLL even if this latter can 
provide an estimation of the supply voltage harmonics. 
 
VI. CONCLUSIONS 
The paper presents the application of a software Phase-
Locked Loop, based on a prediction-correction third-order 
discrete filter (SSLKF-PLL), providing the estimation of phase 
and frequency of an aircraft power system supply voltage.  
Such task is particularly challenging in More Electric Aircraft 
power supply whose frequency is linearly variable in the range 
360-900 Hz according to standards DO-160E.  
A practical procedure that permits an easy tuning of filter 
parameters has been presented as well as an approximate 
formula to determine the bandwidth. The SSLKF-PLL has 
been experimentally compared with an estimation technique 
specifically designed for aircraft power systems, which adopts 
a real-time DFT technique as the PLL phase detector. The 
comparison has been performed from experimental results, 
obtained by a real-time DSP implementation, for two different 
bandwidths and various operating conditions of the supply 
voltage, including harmonic distortions and unbalances.  
The results have highlighted that SSLKF-PLL technique 
provides superior performances than DFT-based in almost all 
cases and in particular provides the frequency estimation with 
a delay close to zero on a ramp variation of the supply 
frequency. This feature is particularly important because 
allows to increase the bandwidth of a closed-loop control 
system which employs the frequency estimation as a feedback. 
In addition, SSLKF-PLL algorithm requires, on a DSP running 
at 250MHz, an execution time equal to 2 μs which is a 
significantly lower computational effort than that of DFT-PLL, 
equal to 30 μs; however, DFT-PLL can provide also an 
estimation of the supply voltage harmonics which is required 
in case of active shunt power filter use. 
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